| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Hyderabad Jobs |
| Banglore Jobs |
| Chennai Jobs |
| Delhi Jobs |
| Ahmedabad Jobs |
| Mumbai Jobs |
| Pune Jobs |
| Vijayawada Jobs |
| Gurgaon Jobs |
| Noida Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Hyderabad |
| Education | Not Mentioned |
| Salary | Not Disclosed |
| Industry | IT - Software |
| Functional Area | General / Other SoftwareEngineering Design / Construction |
| EmploymentType | Full-time |
Education RequirementsRequire BS w/ 6+ yrs or MS w/ 2+ yrs or PhD w/ 2+ yrs in Electrical Engineering, Computer Engineering or Computer ScienceYears of ExperienceXilinx s SAV Verification group is looking for a Design Verification Engineer to contribute on high speed Memory Controller and PHY/ IO IP Verification. The individual will help design, develop and use digital simulation and/ or formal based verification environments, at block and full chip FPGA level, to prove the functional correctness of DDR, LPDDR, RLDRAM, QDR, HBM Memory Controllers, PHY/ IO, and Network On - Chip (NOC) IPs, Subsystem, and SOC designs.Responsibilities:Plan verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained - random and/ or directed verification environments using System Verilog and UVM, or formally verify designs with SVA and industry leading formal tools.Identify and write all types of coverage measures for stimulus quality measurements.Debug tests with design engineers to deliver functionally correct design blocks.Close coverage measures to identify verification holes and to show progress towards tape - out.Requirements:Candidate is expected to be a strong team player with good communication and leadership skills and one who is able to positively and strategically influence the Memory Controller design teams with an eye towards improving overall product qualityRequire hands on experience with verification of state - of - the - art memory controllers such as DDR, LPDDR, RLDRAM and QDR, and HBM. Requires understanding of current memory controller protocols and calibration, JEDEC specification, board skew and jitter modeling.Require experience with development of UVM/ OVM and/ or Verilog, System Verilog test benches and usage of simulation tools/ debug environments such as Synopsys VCS, Synopsys VCS - XA, and Cadence IES to verify memory controller IPs.Require understanding of state - of - the - art of verification techniques, including assertion and metric - driven verification. Experience as a verification architect, establishing the verification methodology, tools and infrastructure for high performance IP and/ or VLSI designs is a plus.Proficiency in C, Perl, Python and/ or other scripting language.Require familiarity with verification management tools as well as understanding of database management particularly as it pertains to regression management.Experience with FPGA programming and software is a plus.Experience with formal property checking tools such as Cadence (IEV) , Jasper and Synopsys (Magellan / VC Formal) is a plus.Experience with gate level simulation, power verification, reset verification, contention checking is a plus.Experience with silicon debug at the tester and board level, is a plus. Require BS w/ 6+ yrs or MS w/ 2+ yrs or PhD w/ 2+ yrs,
Keyskills :
gate level simulationboard level system verilogdigital design product qualitycomputer science leadership skillsmemory controller